Repeated vapor-liquid-solid ͑VLS͒ growth with Au and PH 3 -Si 2 H 6 mixture gas as the growth catalyst and silicon source, respectively, was used to construct n-type silicon/ n-type silicon wire arrays of various lengths. Silicon wires of various lengths within an array could be grown by employing second growth over the first VLS grown wire. Additionally, the junction at the interface between the first and the second wires were examined. Current-voltage measurements of the wires exhibited linear behavior with a resistance of 850 ⍀, confirming nonelectrical barriers at the junction, while bending tests indicated that the mechanical properties of the wire did not change.
The vapor-liquid-solid ͑VLS͒ growth method 1 is commonly used to synthesize one-dimensional semiconducting nanowires, carbon nanotubes, and microwires for various applications, including optical, 2 biochemical sensors, 3 and nanoelectromechanical system/microelectromechanical system ͑NEMS/MEMS͒ devices. 4, 5 To achieve the device fabrication, it is necessary to control the size ͑diameter͒ and position of the wire. Fortunately, these can be achieved by lithographic patterning of the catalytic particles and subsequent VLS growth. [6] [7] [8] In addition, a constant growth rate which depends on the growth temperature and pressure of the gas source, can control the wire length. We have demonstrated VLS growth of a silicon microwire array, which had a controlled diameter and length of ϳ3 and ϳ300 m, respectively, and applied this method to insert a microwire array into neuronal tissue in order to detect neural signals. 9 VLS growth yields wire arrays with similar wire lengths when the same growth conditions ͑e.g., temperature, pressure, and time͒ are used. Typical conditions used to grow 30 m wire arrays resulted in wire lengths from 29.1 to 31.7 m. The scale of these variations is acceptable for our application. Although VLS growth provides sub-to severalmicron variations in wire length, individually controlling the ten/hundred micron-scale length of a wire in the same array remains problematic. To realize wires with different lengths, herein we demonstrate repeated selective VLS growth of silicon microwires using a catalyst, which remains at the tip of the first wire grown. In the first VLS growth step, several wires are grown from catalytic-Au particles, while the other particles in the array are covered with a silicon dioxide ͑SiO 2 ͒ layer to prevent from a reaction during the first VLS growth. After exposing the particles underneath the SiO 2 layer, a second VLS growth is carried out to grow wires from both the particles at the tips of the first wires ͑for longer wires͒ and particles at the substrate ͑for shorter wires͒, resulting in an array composed of different length wires. In fact, the longer wires show a change in wire diameter in the middle portion of the wire body, indicating an interface junction between the bottom of the second wire body and the tip of the first wire body. In addition, the electrical and mechanical characterizations of the junction are discussed. Figure 1 schematically illustrates the process of repeated selective VLS growth to realize an array with n-type silicon microwires of different lengths. Selective VLS growth can be carried out after integrated circuit processes. [9] [10] [11] We began with a silicon ͑111͒ substrate ͑p-type with a resistivity of 0.1 ⍀ cm͒. The heavily doped n-type region ͑resistivity of 10 −3 ⍀ cm͒ was formed by selective phosphorus diffusion where a silicon wire could be located in the VLS growth. tions of 400-nm-thick WSi/TiN/Ti for electrical measurement applications. 11 A 160-nm-thick Au film was formed by evaporation, and was patterned by lift-off, resulting in a 4 m Au particles array. To grow silicon wires in the first VLS growth, a gas source of silicon was employed, while the other Au catalysts, which were used in subsequent second VLS growth, were selectively covered with a 1 m SiO 2 layer formed by plasma-enhanced chemical vapor deposition. After the first VLS growth, the particles underneath the SiO 2 layer were exposed by photolithography and chemical etching of SiO 2 by buffered hydrofluoric acid, and then the second VLS growth was performed to grow silicon wires from both the tip of the first silicon wire and the silicon substrate. A technique to spray coat a photoresist was used in the photolithography to completely cover silicon wires with a uniformly thick photoresist Ͼ2 m, but the photoresist could be exposed using projection printing. Figure 1͑f͒ shows the scanning electron microscope ͑SEM͒ image of a 100 m wire and a 50 m wire grown by repeated VLS growth ͑first and second VLS growths͒ and single step VLS growth ͑only second VLS growth͒, respectively. Herein a mixture gas of 1% PH 3 ͑diluted in 99% hydrogen͒ with 100% Si 2 H 6 was used as the silicon gas source to obtain n-type silicon wires with a resistivity on the order of 10 −2 ⍀ cm ͑impurity concentration is 10 18 cm −3 ͒. 12 All of VLS growths were performed at a gas pressure of 0.6 Pa and a growth temperature of 680°C, which resulted in a growth rate of 1 m / min and a higher yield of vertically aligned individual microwires. Using these VLS growth parameters, a polycrystalline silicon layer ͑Ͻ1 m thick͒ was deposited over the SiO 2 layer, which could be removed with XeF 2 gas etching while the microwire was covered with a spray-coated photoresist. Figure 2͑a͒ shows the current I-voltage V characteristics of a single n-type/n-type silicon wire grown by repeated VLS growth at a PH 3 and Si 2 H 6 ratio of 8000 ppm. Figure 2͑b͒ shows the SEM image of the measured silicon wire. The I-V curves were acquired using two 5 m tip diameter tungsten needles where one was in contact with the tip of the silicon wire, while the other was in contact with the base of the silicon wire. Due to lateral growth of silicon during VLS growth, the measured wire exhibited a circular-cone shape with a tip diameter of 2.2 m, a bottom diameter of 3.1 m, and a total wire length of 50 m. The I-V curve displayed an electrical linear behavior under a voltage of Ϯ1.0 V with an overall resistance of 850 ⍀, which is similar to the behavior of a one-step wire with the same dimensions: 50 m long, and tip and bottom diameter of 2.8 and 3.8 m, respectively ͓Fig. 2͑c͔͒. The measured one-step wire had a resistance of 890 ⍀.
Actually, the interface junction might serve as an electrical discontinuous/barrier region in the wire. For example, changing the impurity concentration of phosphorus at the interface causes the electrical resistance in the wire body to change. In addition, we prepared a wire grown in two steps ͑tip diameter= 3.0 m, bottom diameter= 3.8 m, and length= 40 m͒, which also consisted of a similar laterally grown silicon region around the core silicon. The laterally grown region of the wire was etched by a plasma etching utilizing CF 4 gas, which resulted in only the core silicon wire body ͑tip diameter= 1.6 m, bottom diameter= 2.4 m, and length= 40 m͒. The I-V curve of the core silicon wire also exhibited a linear behavior, suggesting that a significant electrical barrier is not present at the interface of the core silicon wire body. The measured resistance of the core silicon wire was 843 ⍀. Thus, the electrical resistivity of the wire can be calculated using the resistance of the measured wire R and the volume of the wire ͑circular-cone shape: tip diameter a, bottom diameter b, and length l͒ as = ab 4l
R. ͑1͒
The formula yields a resistivity of 6 ϫ 10 −3 ⍀ cm ͑impurity concentration of 7 ϫ 10 18 cm −3 ͒. Based on the comparison of I-V curves between VLS wires grown in one step and two steps shown in Fig. 2͑a͒ and an additional measurement on a two-step grown core silicon wire, significant changes in the electrical properties of the wire body did not occur in the two-step VLS grown silicon wire consisting of a n-type/n-type system.
We expected that the mechanical properties of the twostep grown silicon wire would be the same as that of a onestep VLS grown silicon wire because the entire wire body must have a single-crystalline silicon structure, even though the wire consists of a junction area in the body. Figure 3͑a͒ schematically shows an image of the bending test on a single silicon wire grown in two steps using a 5 m tip diameter tungsten needle. Figure 3͑b͒ shows the SEM of the tested typical silicon wire, which had a diameter of 3 m and the total length of 25 m ͑8 m by the first growth and 17 m by the second growth͒. Moreover, we predicted that the maximum stress associated with the bending force applied at the wire tip must be close to the base of the wire body. A bending force via the tungsten needle was applied at the wire tip until the wire broke. Consequently, nine of the ten wires broke at the base of the wire ͓Fig. 3͑c͔͒. Only one wire in the test indicated that the breakdown portion was at the junction site located 8 m above the substrate, as shown in Fig. 3͑d͒ . This breakdown behavior is probably due to the nick shape at the junction, which was formed by the change in the diameter of the catalyst at the beginning of the second VLS growth. In summary, various lengths of silicon wires were fabricated in the same array by selective repeated VLS growth. Although a junction is found at the interface between the wire bodies, significant changes do not occur in the electrical and mechanical properties of the wire. Based on the capability of the repeated growth of silicon wire, a large number of wires of various lengths for electrical recording of neurons should be possible. This technique may also enable vertically aligned microwires with p-n junctions for electrical/optical device applications, using p-type 13 and n-type gas sources ͑e.g., PH 3 -and B 2 H 6 -Si 2 H 6 mixtures͒. Although herein we only demonstrate vertically aligned silicon wire of various lengths for microscale device fabrications, this technique should be applicable to nanoscale device fabrications.
